verilog HDL中这个错误是什么意思?

整个形式是这样的,你格式错了,如下.
always@(posedge clk)
begin
//add your code
end
always@(posedge clk)
begin
if(rst) ...;
else if(!four)...;
else ...;
end