问题描述:
USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; entity suo_xian is port ( clk_out:in
错误是:Else Clause following a Clock edge must hold the state of signal “ge2”
错误是:Else Clause following a Clock edge must hold the state of signal “ge2”
问题解答:
我来补答展开全文阅读